Skip to content
View Anish-Rooj-cpu's full-sized avatar
6 followers · 12 following

Achievements

Achievement: YOLOAchievement: Pull SharkAchievement: Quickdraw

Achievements

Achievement: YOLOAchievement: Pull SharkAchievement: Quickdraw

Block or report Anish-Rooj-cpu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Anish-Rooj-cpu/README.md

👋 Hi, I’m Anish

I’m an undergraduate student in Electronics and Telecommunication Engineering at Jadavpur University, interested in digital design, computer architecture, and low-level system development.

I work mainly on processor design and RTL-based projects, focusing on understanding how systems are built from basic components. I enjoy implementing ideas from scratch and experimenting with different architectural approaches.

Alongside processor design, I have hands-on experience with Verilog and digital logic design, and I like exploring how software concepts map to hardware implementations.

I’m also interested in open-source contributions and learning by reading, modifying, and improving existing codebases.

📫 Always open to collaboration and learning.

📊 GitHub Stats

📈 Activity Overview

🏆 Badges

🤝 Let's Connect

Thanks for visiting.

Popular repositories Loading

  1. A-Digital-Circuit-to-determine-GCD-of-two-numbers-using-Euclid-s-Algorithm A-Digital-Circuit-to-determine-GCD-of-two-numbers-using-Euclid-s-Algorithm Public

    In this project, I have designed a Digital Circuit which calculates the Greatest Common Divisor (GCD) of two given numbers using Euclid's Algorithm. I have implemented the circuit using custom regi…

    5

  2. Single-Cycle-RISCV-Processor-using-Verilog-HDL Single-Cycle-RISCV-Processor-using-Verilog-HDL Public

    In this project I have designed a Single Cycle RISCV Processor using Verilog HDL

    Verilog 5 1

  3. Single-Cycle-RISCV-Processor-using-Digital-Software Single-Cycle-RISCV-Processor-using-Digital-Software Public

    In this project I have designed and implented a Single-Cycle RISC-V Processor using the Digital Logic Simulator.

    Python 3

  4. Solutions-to-the-HDL-Bits-Problem-Sets Solutions-to-the-HDL-Bits-Problem-Sets Public

    In this project I will try to solve all the problems of the famous verilog problem solving website called hdlbits.

    Verilog 2

  5. Mini-Game-with-VGA-Output-in-Digital-Logic-Simulator Mini-Game-with-VGA-Output-in-Digital-Logic-Simulator Public

    I'm excited to share a small project I worked on using Digital (by Neeman) — a logic-based game where a RED square moves on a VGA screen based on keyboard inputs (W, A, S, D)!

    1

  6. RV32IM-Single-Cycle-RISC-V-Processor RV32IM-Single-Cycle-RISC-V-Processor Public

    Verilog implementation of RISCV 32IM Single Cycle Processor

    Verilog 1