[WIP] adding exit code to the preprocessor#1533
Draft
karimtera wants to merge 2 commits intochipsalliance:masterfrom
Draft
[WIP] adding exit code to the preprocessor#1533karimtera wants to merge 2 commits intochipsalliance:masterfrom
karimtera wants to merge 2 commits intochipsalliance:masterfrom
Conversation
hzeller
reviewed
Nov 16, 2022
Collaborator
|
I've created an issue for this #1535 |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Description:
Adding exit code to the preprocessor, to allow continuing the preprocessing even after some errors are met.
So, the preprocessed output might contain a macro call that couldn't be expanded, or an include directive that file can't be found, that way the output would still be usable.
Exit code description:
It's a 4 bit code, with each bit shows if an error of a certain type is faced at least once or not.
First bit (rightmost significant bit): At least one System-Verilog file is not found.
2nd bit: At least one macro definition is not expanded.
3rd bit: At least one include file couldn't be found.
4-th bit is left for now.